

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

U.S. Patent Application Serial No. 10/050,171
Response dated December 15, 2003
Reply to OA of September 16, 2003

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim 1 (withdrawn): A method of manufacturing a semiconductor device comprising steps of:

(a) forming a first interlayer insulating film made of insulating material on a semiconductor substrate having semiconductor elements formed on a surface of the substrate;

(b) forming a first intra-layer insulating film made of insulating material on the first interlayer insulating film;

(c) forming a recess through the first intra-layer insulating film, wherein the recess has a pad part and a wiring part continuous with the pad part, the pad part has a width wider than a width of the wiring part, a plurality of convex regions are left in the pad part, and the recess is formed so that the convex regions are disposed in such a manner that a recess area ratio in a near wiring area superposed upon an extended area of the wiring part into the pad part, within a first frame area having as an outer periphery an outer periphery of the pad part and having a first width, becomes larger than a recess area ratio in a second frame area having as an outer periphery an inner periphery of the first frame area and having a second width;

(d) forming a first film made of conductive material on the semiconductor substrate, the first film being filled in the recess; and

(e) removing an upper region of the first film to form a first pad made of the first film left in the recess.

Claim 2 (withdrawn): A method according to claim 1, further comprising steps of, after the step (e):

(f) forming a second interlayer insulating film made of insulating material on the first intra-layer insulating film and the left first film;

(g) forming at least one via hole through the second interlayer insulating film, the via hole being included in the first pad as viewed along a direction parallel to a substrate normal; and

(h) forming a second pad on the second interlayer insulating film, the second pad being connected to the first pad via a region in the via hole.

Claim 3 (withdrawn): A method according to claim 2, further comprising a step of, after the step (h):

i) inspecting the semiconductor elements by making a conductive probe in contact with the second pad.

Claim 4 (withdrawn): A method according to claim 3, further comprising a step of, after the step (i):

(j) scribing the semiconductor substrate along a line inside the second pad.

Claim 5 (withdrawn): A method according to claim 1, wherein the convex regions are not disposed in the first frame area.

Claim 6 (withdrawn): A method according to claim 1, wherein:
the convex regions are not left in a central area on an inner side of the second frame area; and after the step (e),

the method further comprises steps of:

forming a second interlayer insulating film made of insulating material on the first intra-layer insulating film and the left first film;

forming a via hole through the second interlayer insulating film, the via hole being included in the central area as viewed along a direction parallel to a substrate normal;

forming a second pad on the second interlayer insulating film, the second pad being connected to the first pad via a region in the via hole; and

wire-bonding a conductive wire to the second pad, a contact area between the conductive wire and the second pad extending to an area on an outer side of the via hole as viewed along a direction parallel to a substrate normal.

U.S. Patent Application Serial No. 10/050,171
Response dated December 15, 2003
Reply to OA of September 16, 2003

Claim 7 (Currently Amended): A semiconductor device comprising:

a semiconductor substrate;

a first interlayer insulating film made of insulating material and formed on the semiconductor substrate;

a first intra-layer insulating film made of insulating material and formed on the first interlayer insulating film, the first intra-layer insulating film being formed with a recess reaching a bottom of the first intra-layer insulating film, the recess having a pad part and a wiring part continuous with the pad part, the pad part having a width wider than a width of the wiring part, a plurality of insulating regions ~~being protruded from~~ disposed on the bottom of the pad part, and the recess being formed so that the insulating regions are disposed in such a manner that an area ratio of the recess in a near wiring area superposed upon an extended area of the wiring part into the pad part, within a first frame area having as an outer periphery an outer periphery of the pad part and having a first width, becomes larger than an area ratio of the recess in a second frame area having as an outer periphery an inner periphery of the first frame area and having a second;

a first pad filled in the pad part of the recess; and

a wiring filled in the wiring part of the recess.

Claim 8 (original): A semiconductor device according to claim 7, further comprising:

a second interlayer insulating film formed on the first intra-layer insulating film, the first

pad and the wiring, the second interlayer insulating film being formed with at least one via hole, the via hole being disposed partially superposing upon the first pad as viewed along a direction parallel to a substrate normal; and

a second pad formed on the second interlayer insulating film, the second pad being connected to the first pad via a region in the via hole.

Claim 9 (Currently Amended): A semiconductor device comprising:

a semiconductor substrate;

a first interlayer insulating film made of insulating material and formed on the semiconductor substrate;

a first intra-layer insulating film made of insulating material and formed on the first interlayer insulating film, the first intra-layer insulating film being formed with a recess reaching a bottom of the first intra-layer insulating film, the recess having a pad part and a wiring part continuous with the pad part, the pad part having a width wider than a width of the wiring part, a plurality of insulating regions ~~being protruded from~~ disposed on the bottom of the pad part, and the recess being formed so that the insulating regions are not disposed in a near wiring area superposed upon an extended area of the wiring part into the pad part, within a first frame area having as an outer periphery an outer periphery of the pad part and having a first width but disposed in a second frame area having as an outer periphery an inner periphery of the first frame area and having a second width;

a first pad filled in the pad part of the recess; and
a wiring filled in the wiring part of the recess.

Claim 10 (previously presented): A semiconductor device according to claim 7, wherein the insulating regions are not disposed in a central area on an inner side of the second frame area.

Claim 11 (previously presented): A semiconductor device according to claim 8, wherein the via hole are included in the first pad as viewed along a direction parallel to a substrate normal.

Claim 12 (previously presented): A semiconductor device according to claim 7, wherein the insulating regions are disposed regularly in the second frame area along a first direction at a first pitch, and a width of the first frame area along the first direction is equal to or wider than the first pitch.

Claim 13 (previously presented): A semiconductor device according to claim 8, further comprising a conductive wire wire-bonded to the second pad, wherein the insulating regions are not disposed in a central area on an inner side of the second frame area, the via hole are disposed in the central area, and a contact area between the conductive wire and the second pad extends to an area on an outer side of the via hole as viewed along a direction parallel to a substrate normal.

Claim 14 (Currently Amended): A semiconductor device comprising:

a semiconductor substrate;

a first interlayer insulating film made of insulating material and formed on the semiconductor substrate;

a first intra-layer insulating film made of insulating material and formed on the first interlayer insulating film, the first intra-layer insulating film being formed with a recess reaching a bottom of the first intra-layer insulating film, the recess having a pad part, a plurality of insulating regions ~~being protruded from~~ disposed on the bottom of the pad part, and the recess being formed so that the insulating regions are disposed in such a manner that an area ratio of the recess in a first frame area having as an outer periphery an outer periphery of the pad part and having a first width, becomes larger than an area ratio of the recess in a second frame area having as an outer periphery an inner periphery of the first frame area and having a second width; and

a first pad filled in the pad part of the recess.

Claim 15 (Currently Amended): A semiconductor device comprising:

a semiconductor substrate;

a first interlayer insulating film made of insulating material and formed on the semiconductor substrate;

a first intra-layer insulating film made of insulating material and formed on the first interlayer insulating film, the first intra-layer insulating film being formed with a recess reaching a bottom of the first intra-layer insulating film, the recess having a pad part, a plurality of insulating regions ~~being protruded from~~ disposed on the bottom of the pad part, and the recess being formed so that the insulating regions are not disposed in a first frame area having as an outer periphery an outer periphery of the pad part and having a first width but disposed in a second frame area having as an outer periphery an inner periphery of the first frame area and having a second width; and

a first pad filled in the pad part of the recess.

Claim 16 (Currently Amended): A semiconductor device comprising:

a semiconductor substrate;

a first interlayer insulating film made of insulating material and formed on the semiconductor substrate;

a first intra-layer insulating film made of insulating material and formed on the first interlayer insulating film, the first intra-layer insulating film being formed with a recess reaching a bottom of the first intra-layer insulating film, the recess having a pad part and a wiring part continuous with the pad part, the pad part having a width wider than a width of the wiring part, a plurality of insulating regions ~~being protruded from~~ disposed on the bottom of the pad part, and the recess being

U.S. Patent Application Serial No. 10/050,171
Response dated December 15, 2003
Reply to OA of September 16, 2003

formed so that the insulating regions are disposed in such a manner that a square measurement of the recess in ~~[[the]]~~ a near wiring area divided by a total square measurement of the ~~recess in the second frame area divided by a total square measurement of the second frame area in a~~ near wiring area superposed upon an extended area of the wiring part into the pad part, within the first frame area having as an outer periphery ~~and~~ outer periphery of the pad part and having a first width, becomes larger than a square measurement of the recess ~~in the near wiring area divided by a total square measurement of the recess in~~ [[the]] a second frame area divided by a total square measurement of the second frame area ~~in a second frame area~~ having as an outer periphery ~~[[and]]~~ inner periphery of the first frame ~~[[are]]~~ area and having a second width;

a first pad filled in the pad part of the recess; and

a wiring filled in the wiring part of the recess.

Claim 17 (Currently Amended): A semiconductor device comprising:

a semiconductor substrate;

a first interlayer insulating film made of insulating material and formed on the semiconductor substrate;

a first intra-layer insulating film made of insulating material and formed on the first interlayer insulating film, the first intra-layer insulating film being formed with a recess reaching a bottom of the first intra-layer insulating film, recess having a pad part, a plurality of insulating regions ~~being protruded from~~ disposed on the bottom of the pad part, and the recess being formed so that the

insulating regions are disposed in such a manner that a square measurement of the recess in [[the]]
~~a near wiring~~ first frame area divided by a total square measurement of the ~~recess in the second frame~~
~~area divided by a total square measurement of the second frame area in the~~ first frame area having
as an outer periphery an outer periphery of the pad part and having a first width, becomes larger than
a square measurement of the ~~recess in the near wiring~~ first frame area divided by a total square
measurement of ~~the recess in the second frame area divided by a total square measurement of the~~
~~second frame area in a second frame area~~ having as an outer periphery an inner periphery of the first
frame area and having a second width; and

a first pad filled in the pad part of the recess.

Claim 18 (New) The semiconductor device according to claim 7, wherein the area ratio of
the recess in the near wiring area is S_r/S_n , where S_r is a square measurement (size) of the recess and
 S_n is a square measurement (size) of the near wiring area (27b) and the area ratio of the recess in the
second frame area is S_r/S_s , where S_s is a square measurement (size) of the second frame area (27c).

Claim 19 (New) The semiconductor device according to claim 14, wherein the area ratio
of the recess in the near wiring area is S_r/S_n , where S_r is a square measurement (size) of the recess
and S_n is a square measurement (size) of the near wiring area (27b) and the area ratio of the recess

U.S. Patent Application Serial No. **10/050,171**
Response dated December 15, 2003
Reply to OA of **September 16, 2003**

in the second frame area is S_r/S_s , where S_s is a square measurement (size) of the second frame area
(27c).